

**SPECTRUM SPREAD COMMUNICATION SYNCHRONIZATION  
ESTABLISHING APPARATUS USING FREQUENCY OFFSET  
AND RECEIVER WITH THE SAME**

5

**Background of the Invention**

1. Field of the Invention

The present invention relates to a spectrum spread communication synchronization establishing apparatus for a receiving section of a radio apparatus for a spectrum spread communication.

10

2. Description of the Related Art

A receiver of a direct spectrum spread system basically receives a spectrum spread signal by an antenna to convert to an intermediate frequency signal or baseband signal. Then, the receiver establishes synchronization with a spreading code signal used in a transmitter by the synchronization establishing circuit and sends the synchronized spectrum spread signal to a despreading demodulator. The despreading demodulator carries out inverse modulation. That is, the despreading demodulator multiplies the synchronized spectrum spread signal by the spreading code. A data demodulator demodulates the multiplication result to produce a data.

15

20

The synchronization establishing circuit of the receiver needs to carry out a searching operation of a phase coincident point with the spreading code

25

and to restrict a timing in a predetermined range for establishing and tracking synchronization.

Fig. 1 shows a conventional spectrum spread communication synchronization establishing apparatus.

5 Referring to Fig. 1, the conventional spectrum spread communication synchronization establishing apparatus is composed of a plurality of synchronizing circuits 400. Each of the synchronizing circuits 400 is composed of a local oscillator 1, a multiplier, a low

10 pass filter (LPF) 2, a sampling and holding circuit (S/H) 3, a correlating unit 4, and a symbol integrating unit 8. A signal converting section is composed of the local oscillator 1, the multiplier, and the low pass filter (LPF) 2 and converts a

15 received signal from a corresponding antennal into a baseband signal. The sampling and holding circuit (S/H) 3 samples the baseband signal to store and hold and outputs a sampling signal. The correlating unit 4 calculates correlation between the sampling signal and

20 a spreading signal of a spreading code to produce a correlation value. The symbol integrating unit 5 multiplies the correlation value by a theoretical value of a symbol corresponding to the correlation value in case that the symbol is known or a

25 determination value after demodulation in case that the symbol is unknown. Then, the symbol integrating unit 5 adds the multiplication results for a plurality

of symbols, and calculates power of the addition result for the plurality of symbols to produce a power value.

The spectrum spread communication

5   synchronization establishing circuit is further  
composed of a plurality of path search sections 10  
respectively provided for the synchronizing circuits  
300 and a demodulation path selecting section 12.  
Each of the path search sections 10 adds the power  
10 values for a plurality of slots to produce a power  
addition value, and selects larger ones of the power  
addition values in order to outputs timings  
corresponding to the selected power addition values.  
The demodulation path selecting section selects a  
15 demodulation reception timing from the timings  
outputted from the path search sections 10 based on  
the selected larger power addition values and outputs  
a demodulation path data.

In the spectrum spread communication

20   synchronization establishing apparatus, a spectrum  
spread signal is received by the antenna, and then is  
converted into the baseband signal by the local  
oscillator 1, the multiplier and the low pass filter  
(LPF) 2. Subsequently, the sampling and holding  
25 circuit (S/H) 3 samples the baseband signal for every  
1/2 chip and supplies the sampled signal to the  
correlating unit 4 via a memory.

The correlating unit 4 is generally composed of a matched filter. The correlating unit 4 multiplies the spreading code for one symbol of the sampled signal read out from the memory by the preset spreading code for one symbol for every chip and outputs a summation of the multiplication results as a correlation value. This operation is carried out at a plurality of sample points, i.e., a plurality of paths which are shifted by  $1/2$  chip, 1 chip,  $3/2$  chip, and so on. The respective correlation values are outputted. Therefore, the correlation values corresponding to the plurality of paths are outputted from the correlating unit 4.

In the symbol integrating unit 5, a symbol signal obtained by carrying out a despreading operation in the interval of  $1/2$  chip is inversely modulated. That is, the symbol signal is multiplied by a theoretical value for a symbol in case the symbol is known in a transmission sequence or a determination value determined after demodulation in case that the symbol is unknown. Then, the multiplication results are added for a plurality of symbols for every path so as to carry out symbol integration. It should be noted that the whole or a part of the symbol contained in a slot is used for the symbol integration. The power value of the integrated addition value is determined and outputted to the path search section 10.

The path search section 10 adds the power values for a plurality of slots to produce a power addition value. Subsequently, the path search section 10 selects larger ones of the power addition values in order to outputs the selected power addition values together with timing data. The demodulation path selecting section 12 selects some path timings based on the timing data and the selected larger power addition values outputted from the path search sections 10. The demodulation path selecting section 12 outputs the timing of the path and antenna data to a demodulating section which is connected with the demodulation path selecting section 12.

As methods for selecting the path in the demodulation path selecting section 12, there are a method for allocating demodulation paths in order of larger average power per one slot, a method for weighting the power addition value for each path in accordance with the signal to interference ratio (SIR) of the path and allocating the demodulation paths in order of larger weighted power addition values, and a method for selecting the path in consideration of past changes of the power addition values of each path. In either of the methods, any one of the paths is selected when the path timings are close to each other in case of paths obtained from the same antenna.

According to the above-mentioned conventional

spectrum spread communication synchronization  
establishing apparatus, an appropriate synchronization  
timing can be established with less erroneous  
determination of a synchronization position. Also,  
5 even when the synchronization timing is changed, the  
change is able to be tracked. Thus, the receiving  
quality can be improved and it is not necessary to use  
wasteful strong transmission output on the  
transmission side in order to attain a predetermined  
10 receiving quality, resulting in suppression of  
interference.

On the other hand, in this kind of receiver,  
there is a frequency offset generated in the  
transmission path due to the Doppler effect or a  
15 frequency offset due to a frequency error between a  
receiver oscillator and the transmitter oscillator.  
If the frequency offset exists, a gain cannot be  
sufficiently obtained due to phase rotation caused by  
the frequency offset in in-phase addition of outputs  
20 from the correlating units 4 for several symbols.

In addition, when the frequency offset  
increases, the sufficient gain cannot be obtained, and  
conversely, the addition may exert detrimental effects.  
Consequently, the number of symbols for the in-phase  
25 addition must be decreased not to receive influence of  
the frequency offset.

In conjunction with the above description, a

search and establishing method of a code division multiple access signal is disclosed in Japanese Laid Open Patent Application (JP-A-Heisei 11-313382). In this reference, a code division multiple access signal  
5 is received, and a spreading code signal is extracted from the received code division multiple access signal. A local spreading code signal is generated and a frequency offset is detected between the extracted spreading code signal and the local spreading code  
10 signal. Whether the received code division multiple access signal is appropriate is determined based on the frequency offset. The received code division multiple access signal is decoded when it is appropriate.

15           Also, a spectrum spread type receiver is disclosed in Japanese Patent No. 2672769. In this reference, a quasi-synchronization detecting circuit mixes a received spectrum spread (SS) signal which has been spectrum spread by use of a pseudo-noise (PN)  
20 signal to a local carrier orthogonal to the SS signal and gets a complex baseband signal. A partial correlation calculation section divides the complex baseband signal into a plurality of partial data and calculates correlations between these partial data and  
25 corresponding partial PN signals to produce partial correlation signals. An absolute value square summation calculating section calculates a summation

of squares of absolute values of the partial correlation signals and outputs a correlation absolute value square summation signal. An initial synchronization establishing and tracking section  
5 detects a repetition period of the PN signal contained in the received SS signal based on the correlation absolute value square summation signal and output a timing signal synchronized with the repeating period.

Also, a spectrum spread type receiver is  
10 disclosed in Japanese Patent No. 2698506. In this reference, a spectrum spread type receiver receives a direct spectrum spread (SS) signal spectrum spread by a pseudo-noise (PN) signal. A quasi-synchronization detection circuit mixes a reception SS signal and a  
15 local carrier to produce a complex baseband signal. A correlating unit carries out an operation of the correlation between the complex baseband signal and the PN signal. An AFC circuit generates an error signal in accordance with a frequency offset of the  
20 local carrier to the reception SS signal and corrects the influence of the frequency offset of the local carrier in accordance with this error signal. An initial synchronization establishing and tracking circuit carries out initial synchronization  
25 establishment and tracking of the PN signal based on a result obtained by adding a signal of the magnitude of the correlation signal and a signal of the magnitude



of the error signal.

Also, a spectrum spread communication  
synchronization establishment demodulator is disclosed  
in Japanese Patent No. 2850959. In this reference, a  
5 spectrum spread code synchronous circuit carries out  
demodulation after despreading with a spreading code,  
when a spectrum spread signal obtained by spectrum  
spread using the spreading code after modulating a  
transmission data and then transmitted is received as  
10 a reception signal, and demodulated so as to reproduce  
a reception data. A signal converting section  
converts the reception signal into a baseband signal.  
A sampling and holding circuit samples, stores and  
holds the baseband signal and outputs a sampling  
15 signal. A first correlating unit calculates  
correlation between the sampling signal and a  
spreading signal of the spreading code to produce a  
first correlation value. A symbol integrating unit  
inversely modulates the first correlation value based  
20 on either of a theoretical value of a symbol  
corresponding to the first correlation value in case  
of the known symbol or a determination value after  
demodulation in case of unknown symbol, and adds the  
inverse modulation result for a plurality of symbols,  
25 and calculates power of the addition result to produce  
a power value. A short-time integration path search  
section adds the power values for a plurality of slots

and selects ones of the addition results in order of larger power value per a slot for the number of first correlating units. A long time integration path search section adds the power value for a plurality of  
5 slots longer in time than that of the short time integration path search section and selects ones of the addition results in order of larger power value per a slot for the number of first correlating units. A demodulation path selecting section selects  
10 demodulation reception timings from the timings from the short time integration path search section and the long time integration path search section in order of larger power value per a slot. A second correlating unit calculates correlation between the reception  
15 signal and the spreading signal at the demodulation reception timings to produce a second correlation value. A detector detects the second correlation value and outputs a detection signal. A signal synthesizing section outputs the determination value  
20 based on a synthesis signal obtained by carrying out RAKE synthesis and space diversity synthesis of the detection signal for each path.

#### Summary of the Invention

25           An object of the present invention is to provide means for setting a larger number of symbols to be in-phase added than a conventional example and

enabling stable synchronization establishment even in the environment where the frequency offset or noises are mixed by using a synchronization establishing circuit in the spectrum spread communication receiver  
5 which has means for compensating for the phase rotation due to the frequency offset generated in the transmission path by the Doppler effects or frequency offset for which the frequency error of the oscillator between the relevant receiver and the transmitter  
10 cannot be removed by the demodulator in a synchronization establishing circuit for carrying out the path search by the use of the values obtained by adding the outputs from the correlating unit for several symbols and integrating for a plurality of  
15 slots as in the case of the synchronization establishing circuit in the spectrum spread communication receiver as described above.

In order to achieve an aspect of the present invention, a synchronization establishing apparatus in  
20 a spectrum spread communication system, includes a search section, a frequency offset estimating section and a demodulation path selecting section. The search section calculates correlation values from a received spectrum spread signal, and calculates power values as  
25 addition values of symbols corresponding to the correlation values and power addition values of the power values. Also, the search section selects larger

ones of the power addition values to output together with timing data corresponding to the selected larger power addition values. At this time, one of the symbols and the power values being corrected in phase  
5 based on frequency offsets. The frequency offset estimating section estimates the frequency offsets from one of the correlation values and the power values and demodulation timing data to output to the search section. The demodulation path selecting  
10 section selects path timings from the timing data based on the selected larger power addition values and outputs the demodulation timing data indicative of the path timings to the frequency offset estimating section.

15           In this case, the search section may include a synchronizing circuit and a path search section. The synchronizing circuit calculates the correlation values from the received spectrum spread signal to output to the frequency offset estimating section, and  
20 calculates the power values as in-phase addition values of the symbols corresponding to the correlation values while correcting phases of the symbols based on the frequency offsets. The path search section calculates the power addition values of the power  
25 values, and selects larger ones of the power addition values to output together with the timing data corresponding to the selected larger power addition

values. In this case, the synchronizing circuit may include a signal converting section, a sampling and holding circuit, a correlating unit and a symbol integrating unit. The signal converting section  
5 converts the received spectrum spread signal into a baseband signal. The sampling and holding circuit samples and holds the baseband signal to output a sampling signal. The correlating unit calculates the correlation values from the sampling signal. The  
10 symbol integrating unit inversely modulates the symbols with predetermined data and calculates the power values as the in-phase addition values of the symbols values while correcting phases of the symbols based on the frequency offsets.

15 Also, the search section may include a synchronizing circuit, a slot integrating unit and a path search section. The synchronizing circuit calculates the correlation values from the received spectrum spread signal to output to the frequency  
20 offset estimating section, and calculates the power values of the symbols. The slot integrating unit calculates the power addition values of the power values while correcting phases of the symbols based on the frequency offsets. The path search section  
25 selects larger ones of the power addition values to output together with the timing data corresponding to the selected larger power addition values. In this

case, the synchronizing circuit may include a signal converting section, a sampling and holding circuit, a correlating unit and a symbol integrating unit. The signal converting section converts the received  
5 spectrum spread signal into a baseband signal. The sampling and holding circuit samples and holds the baseband signal to output a sampling signal. The correlating unit calculates the correlation values from the sampling signal. The symbol integrating unit  
10 inversely modulates the symbols with predetermined data and calculates the power values of the symbols.

In another aspect of the present invention, a method of establishing synchronization in a spectrum spread communication system, is achieved by (a)  
15 calculating correlation values from a received spectrum spread signal; by (b) calculating power values as addition values of symbols corresponding to the correlation values and power addition values of the power values, one of the symbols and the power  
20 values being corrected in phase based on frequency offsets; by (c) selecting larger ones of the power addition values to output together with timing data corresponding to the selected larger power addition values; by (d) estimating the frequency offsets from  
25 one of the correlation values and the power values and demodulation timing data; and by (e) selecting path timings from the timing data based on the selected

larger power addition values such that the demodulation timing data indicative of the path timings are produced.

In this case, when the (d) estimating is  
5 attained by estimating the frequency offsets from the correlation values and demodulation timing data, the (b) calculating may be attained by adding the symbols corresponding to the correlation values while correcting phases of the symbols based on the  
10 frequency offsets, to produce the power values; and by adding the power values to produce the power addition values.

Also, when the (d) estimating is attained estimating the frequency offsets from the power values  
15 and demodulation timing data, the (b) calculating may be attained by adding the symbols corresponding to the correlation values to produce the power values; and by adding the power values while correcting phases of the power values based on the frequency offsets, to  
20 produce the power addition values.

In order to achieve still another aspect of the present invention, a receiver in a spectrum spread communication system, includes  $m$  ( $m$  is an integer larger than 1) search section, a frequency offset  
25 estimating section, and a demodulation path selecting section. Each of the  $m$  search section calculates correlation values from a received spectrum spread

signal, calculates power values as addition values of symbols corresponding to the correlation values while correcting phases of the symbols based on frequency offsets, calculates power addition values of the power values, and selects larger ones of the power addition values to output together with timing data corresponding to the selected larger power addition values. The frequency offset estimating section estimates the frequency offsets from the correlation values for a corresponding one of the m search sections and demodulation timing data to output to the corresponding search section. The demodulation path selecting section selects path timings from the timing data based on the selected larger power addition values for each of the m search sections and outputs the demodulation timing data indicative of the path timings to the frequency offset estimating section corresponding to the search section.

In this case, each of the m search sections may include a synchronizing circuit, and a path search section. The synchronizing circuit calculates the correlation values from the received spectrum spread signal to output to the frequency offset estimating section, and calculates the power values as in-phase addition values of the symbols corresponding to the correlation values while correcting phases of the symbols based on the frequency offsets. The path



search section calculates the power addition values of the power values, and selects larger ones of the power addition values to output together with the timing data corresponding to the selected larger power  
5 addition values. In this case, the synchronizing circuit may include a signal converting section, a sampling and holding circuit, a correlating unit and a symbol integrating unit. The signal converting section converts the received spectrum spread signal  
10 into a baseband signal. The sampling and holding circuit samples and holds the baseband signal to output a sampling signal. The correlating unit calculates the correlation values from the sampling signal. The symbol integrating unit inversely  
15 modulates the symbols with predetermined data and calculates the power values as the in-phase addition values of the symbols values while correcting phases of the symbols based on the frequency offsets.

In order to achieve yet still another aspect  
20 of the present invention, a receiver in a spectrum spread communication system, includes  $m$  ( $m$  is an integer larger than 1) search sections, a frequency offset estimating section and a demodulation path selecting section. Each of the  $m$  search sections  
25 calculates correlation values from a received spectrum spread signal, calculates power values as addition values of symbols corresponding to the correlation

values, calculates power addition values of the power values while correcting phases of the power values based on frequency offsets, and selects larger ones of the power addition values to output together with  
5 timing data corresponding to the selected larger power addition values. The frequency offset estimating section estimates the frequency offsets from the correlation values for a corresponding one of the m search sections and demodulation timing data to output  
10 to the corresponding search section. The demodulation path selecting section selects path timings from the timing data based on the selected larger power addition values for each of the m search sections and outputs the demodulation timing data indicative of the  
15 path timings to the frequency offset estimating section corresponding to the search section.

In this case, each of the m search sections may include a synchronizing circuit, a slot integrating unit and a path search section. The  
20 synchronizing circuit calculates the correlation values from the received spectrum spread signal to output to the frequency offset estimating section, calculates the power values of the symbols. The slot integrating unit calculates the power addition values  
25 of the power values while correcting phases of the power values based on the frequency offsets. The path search section selects larger ones of the power

addition values to output together with the timing data corresponding to the selected larger power addition values. In this case, the synchronizing circuit may include a signal converting section, a  
5 sampling and holding circuit, a correlating unit and a symbol integrating unit. The signal converting section converts the received spectrum spread signal into a baseband signal. The sampling and holding circuit samples and holds the baseband signal to  
10 output a sampling signal. The correlating unit calculates the correlation values from the sampling signal. The symbol integrating unit inversely modulates the symbols with predetermined data and calculates the power values of the symbols.

15

#### **Brief Description of the Drawings**

Fig. 1 is a block diagram shows the structure of a conventional spectrum spread communication synchronization establishing circuit;

20 Fig. 2 is a block diagram showing the structure of a spectrum spread communication synchronization establishing circuit according to a first embodiment of the present invention;

Fig. 3 is a block diagram showing the  
25 structure of the spectrum spread communication synchronization establishing circuit according to a second embodiment of the present invention; and

Fig. 4 is a block diagram showing the structure of the spectrum spread communication synchronization establishing circuit according to a third embodiment of the present invention.

5

#### **Description of the Preferred Embodiments**

Hereinafter, a synchronization establishing apparatus in a spectrum spread communication system will be described below in detail with reference with the attached drawings.

Fig. 2 is a block diagram showing the structure of the synchronization establishing apparatus according to the first embodiment of the present invention. Referring to Fig. 2, the synchronization establishing apparatus in the first embodiment is composed of a synchronizing circuit 100, a path search section 10, a frequency offset estimating section 11, a demodulation path selecting section 12. The synchronizing circuit 100 is composed of a signal converting section of a local oscillator 1, a multiplier and a low pass filter (LPF) 2, a sampling and holding circuit (S/H) 3, a correlating unit 4 and a symbol integrating unit 5.

The signal converting section converts a received signal from an antennal into a baseband signal to output to the sampling and holding circuit 3. The sampling and holding circuit (S/H) 3 samples the

baseband signal to store and hold it and outputs a  
sampling signal to the correlating unit 4. The  
correlating unit 4 calculates correlation between the  
sampling signal and a spreading signal corresponding  
5 to a spreading code to acquire correlation values.  
The symbol integrating unit 5 inversely modulates the  
correlation values. That is, the symbol integrating  
unit 5 multiplies each of the correlation values by a  
theoretical value of a symbol corresponding to the  
10 correlation value in case that the symbol is known or  
a determination value after demodulation in case that  
the symbol is unknown. Then, the symbol integrating  
unit 5 sums the multiplication results for a plurality  
of symbols, and calculates a power of the summation  
15 result to acquire a power value. In the present  
invention, when the summing operation is carried out  
for the plurality of symbols in the symbol integrating  
unit 5, the summing operation is carried out to  
produce the power value while correcting the  
20 multiplication results for the phase change quantities.

The path search section 10 adds the power  
values for a plurality of slots to produce a power  
addition value, and selects larger ones of the power  
addition values in order to outputs to the  
25 demodulation path selecting section together with  
timing data indicative of timings corresponding to the  
selected power addition values.

The demodulation path selecting section 12 selects demodulation reception timing data from the timing data outputted from the path search sections 10 based on the selected larger power addition values.

5           The frequency offset estimating section 11 selects effective paths from the correlation values outputted from the correlating unit 12 using the demodulation path timing data outputted from the demodulation path selecting section 12 and estimates  
10 the frequency offset. Thus, the frequency offset estimating section 11 calculates the phase change quantities from the frequency offsets to output to the symbol integrating unit 5

Next, referring now to Fig. 2, the operation  
15 of the present invention will be described. The spectrum spread signal received by the antenna is converted to the baseband signal at the local oscillator 1, the multiplier 6 and the low path filter (LPF) 2. Then, the baseband signal is sampled for  
20 every  $1/N_c$  chips by the sampling and holding circuit (S/H) 3 and supplied to the correlating unit 4 via a memory. The value of  $N_c$  preferably is 2 or 4.

The correlating unit 4 is composed of a matched filter. The correlating unit 4 multiplies the  
25 spreading code for one symbol of the signal read out from the memory by the preset spreading code for one symbol for every chip and outputs a summation of the

multiplication results as a correlation value. This operation is carried out at a plurality of sample points or a plurality of paths which are shifted in order by  $1/N_c$  chip, and the respective correlation values are outputted. Therefore, the respective correlation values corresponding to the plurality of paths are outputted from the correlating unit 4.

It should be noted that the correlation values for all the paths are outputted in a time divisional manner by the correlating unit 4 in Fig. 2. A plurality of correlating units 4 may be provided for the number of expected paths and each of the correlating units 4 may calculate correlation between the spreading code for one symbol of the signal read out from the memory and the preset spreading code for one symbol shifted by  $1/N_c$  chip and output the correlation value for the path.

In the symbol integrating unit 5, a symbol signal obtained by a despreading operation in the interval of  $1/N_c$  chip or the correlation value for each path is multiplied by a theoretical value for a known symbol in case that the signal is the known signal such as a pilot symbol in a transmission sequence and a determination value determined after modulation in case that the signal is unknown. Then, the symbol integrating unit 5 corrects the phases of the multiplied symbols based on the phase rotation

quantities for the frequency offsets supplied from the frequency offset estimating section 11, and adds the multiplication results for a plurality of symbols for every path.

5           Because the phases of the symbols to be in-phase added are aligned by correcting the inversely modulated symbol phases, gains of the in-phase addition can be utilized. However, the symbol integrating unit 5 uses all or part of the symbols  
10 contained in the slot. The power value of the integrated addition value is found and outputted to the path search section 10.

          The path search section 10 adds the power values supplied from the symbol integrating unit 5 for  
15 a plurality of slots. Then, the path search section selects several larger power values in order and outputs to the demodulation path selecting section 12 together with the corresponding timing data.

          The demodulation path selecting section 12  
20 selects several path timings based on the power addition values and the timing data supplied from the path search section 10, and outputs the demodulation path timing data for the selected path timings to a demodulation unit (not shown) to be connected to the  
25 outside of the demodulation path selecting section 12.

          As methods for selecting the path in the demodulation path selecting section 12, there are a



method for allocating demodulation paths in order of larger average power per one slot from all the timings, a method for weighting the power addition value of each path in accordance with the signal to

5 interference ratio (SIR) of the path and allocating the demodulation paths in order of larger weighted power addition values, and a method for selecting the path in consideration of past changes of the power addition values of each path, as described in the

10 above disclosure. In either of the methods, any one of the paths is selected when the path timings are close to each other.

The frequency offset estimating section 11 selects effective demodulation path symbols from the

15 correlation values supplied from the correlating unit 4 based on the demodulation path timing data outputted from the demodulation path selecting section 12 and estimates the frequency offsets. For the frequency offset estimating method, for example, a frequency

20 offset estimating method by delay detection or a frequency offset estimating method by FFT (Fast Fourier Transform) is used. The frequency offset estimating method using FFT is described in Japanese Laid Open Patent Application (JP-A-Heisei 11-88229).

25 When any of these frequency offset estimating methods is used, the frequency offset estimating section 11 calculates the phase change quantity based on the

frequency offset estimation value to output the data to the symbol integrating unit 5.

Fig. 3 is a block diagram showing the spectrum spread communication synchronization establishing circuit according to the second embodiment of the present invention. The spectrum spread communication synchronization establishing circuit is composed of a plurality of synchronizing circuits 200 a plurality of path search sections 10, a frequency offset estimating section 11 and a demodulation path selecting section 12. Thus, the spectrum spread communication synchronization establishing circuit has the configuration to enable space diversity reception.

Each of the plurality of synchronizing circuits 200 is composed of a signal converting section of a local oscillator 1, a multiplier 6 and a low pass filter (LPF) 2, a sampling and holding circuit (S/H) 3, a correlating unit 4, and a symbol integrating unit 5 in the first embodiment. The basic synchronization establishing operation by the synchronizing circuit 200 in the second embodiment is same as that of the synchronizing circuit 100 in the first embodiment. Therefore, detailed description of the structure and operation will be omitted.

The demodulation path selecting section 12 in the second embodiment selects several path timings

based on the power addition values and the timing data supplied from the path search section 10 for each antenna, and outputs the demodulation path timing data for the selected path timings and antenna data to a  
5 demodulation unit (not shown) to be connected to the outside of the demodulation path selecting section 12. If their path timings are close to one another for the path obtained from the same antenna, any one of the paths is selected.

10           Fig. 4 is a block diagram showing the spectrum spread communication synchronization establishing circuit according to the third embodiment of the present invention. In this embodiment, like the above embodiments, the spectrum spread  
15 communication synchronization establishing apparatus is composed of a plurality of synchronizing circuits 300, a plurality of slot integrating units 7, a plurality of path search sections 10, a frequency offset estimating section 11, and a demodulation path  
20 selecting section 12.

Each of the plurality of synchronizing circuits 300 is composed of a signal converting section of a local oscillator 1, a multiplier 6 and a low pas filter (LPF) 2, a sampling and holding circuit  
25 (S/H) 3, a correlating unit 4, and a symbol integrating unit 5. The signal converting section converts a received signal from an antennal into a

baseband signal. The sampling and holding circuit (S/H) 3 samples the baseband signal to store and hold it and outputs as a sampling signal. The correlating unit 4 calculates correlation between the sampling  
5 signal and a spreading signal corresponding to the spreading code to acquire a correlation value. The symbol integrating unit 5 carries out inverse modulation to the correlation value. That is, the symbol integrating unit 5 multiplies the correlation  
10 value by a theoretical value of a symbol corresponding to the correlation value in case that the symbol is known or a determination value after demodulation in case that the symbol is unknown symbol. Then, the symbol integrating unit 5 adds and outputs the  
15 multiplication results for a plurality of symbols.

One of the slot integrating units 7 corresponding to the above synchronizing circuit 300 calculates a power value of the addition result while correcting phase rotations corresponding to the  
20 frequency offsets.

One of the plurality of path search sections  
10 corresponding to the above slot integrating unit 7 adds the power values for a plurality of slots to produce a power addition value, and selects larger  
25 ones of the power addition values in order to output the selected power addition values and timing data indicative of timings corresponding to the selected

power addition values.

The demodulation path selecting section 12 selects demodulation reception timings from the timing data outputted from the path search sections 10 based  
5 on the selected larger power addition values and outputs demodulation path timing data.

The frequency offset estimating section 11 selects effective paths from the adding results supplied from the symbol integrating units 5  
10 correlating unit 12 using the demodulation path timing data outputted from the demodulation path selecting section 12 and estimate the frequency offsets. The frequency offsets are supplied to the slot integrating units 7 for the synchronizing circuits 300.

15 Referring now Fig. 4, the description will be made on the operation. The operations of the signal converting section, the sampling and holding circuit 3 and the correlating unit 4 of the synchronizing circuit 300 in the third embodiment are same as those  
20 of the synchronizing circuit 100 in the first embodiment. Therefore, the description will be omitted.

The symbol integrating unit 5 of the synchronizing circuit 300 carries out inverse  
25 modulation. That is, the symbol integrating unit 5 multiplies a symbol signal obtained by despreading in the  $1/N_c$  chip interval by a theoretical value for the

known symbol in case that the symbol signal is known in the transmission sequence as a pilot symbol signal and by a determination value after demodulation in case that the symbol is unknown. Then, the symbol  
5 integrating unit 5 adds the inverse modulation results for a plurality of symbols and outputs the addition result to the slot integrating unit 7. In this case, however, the symbol integrating unit uses all or part of the symbols contained in the slot.

10           The slot integrating unit 7 corrects the phase of the addition value supplied from the symbol integrating unit 6 based on the phase rotation quantities by the frequency offsets supplied from the frequency offset estimating section 11. At the same  
15 time, or after that, the slot integrating unit 7 calculates the power value for the addition value, and outputs to the path search section 10. The respective symbol phases to be in-phase added are aligned by correcting the inversely modulated symbol phases, so  
20 that gains by the in-phase addition can be effectively utilized.

          The path search section 10 adds the power values supplied from the corresponding slot integrating unit 7 for a plurality of slots. Then,  
25 the path search section 10 selects several larger ones of the power addition values in order and outputs to the demodulation path selecting section 12 together

with the corresponding timing data.

The demodulation path selecting section 12 selects several path timings based on the selected power addition values and the timing data supplied from the pas search section 10 for each antenna, and outputs the demodulation path timing data indicative of the selected path timings and antenna data for the path to a demodulation unit (not shown) to be connected to the outside of the demodulation path selecting section 12. The method for selecting the path in the demodulation path selecting section 12 is the same as that of the second embodiment.

The frequency offset estimating section 11 selects the addition values for effective demodulation paths from the addition values supplied from the symbol integrating units 5 based on the demodulation path timing data outputted from the demodulation path selecting section 12 and estimates the frequency offsets based on the selected addition values. The frequency offset estimating method is the same as that of the second embodiment. The frequency offset estimating section 11 calculates the phase change quantities based on the estimated frequency offsets and gives the result to the slot integrating unit 7. It should be noted that in the third embodiment, the configuration with only one set of the antenna, the synchronizing circuit 200, and the slot integrating

unit 7 is allowable.

According to the present invention, even in the environment where there is in addition to noises, frequency offsets generated in the transmission path  
5 due to the Doppler effect or a frequency offset for which the frequency error of the oscillator between the relevant receiver and the transmitter cannot be removed by the demodulator, it is possible to set a larger number of symbols to be in-phase added than the  
10 conventional example, since the in-phase addition is carried out using the phase corrected correlation values or addition result. Consequently, it is possible to utilize the gains obtained through the in-phase addition and to provide stable synchronization  
15 establishment to the spectrum spread communication demodulation apparatus to be connected to the outside.